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We present the Glasgow Parallel Reduction Machine (GPRM), a novel, flexible framework for paral-
lel task-composition based many-core programming. We allow the programmer to structure programs
into task code, written as C++ classes, and communication code, written in a restricted subset of C++
with functional semantics and parallel evaluation. In this paper we discuss the GPRM, the virtual
machine framework that enables the parallel task composition approach. We focus the discussion on
GPIR, the functional language used as the intermediate representation of the bytecode running on the
GPRM. Using examples in this language we show the flexibility and power of our task composition
framework. We demonstrate the potential using an implementation of a merge sort algorithm on a
64-core Tilera processor, as well as on a conventional Intel quad-core processor and an AMD 48-core
processor system. We also compare our framework with OpenMP tasks in a parallel pointer chasing
algorithm running on the Tilera processor. Our results show that the GPRM programs outperform
the corresponding OpenMP codes on all test platforms, and can greatly facilitate writing of parallel
programs, in particular non-data parallel algorithms such as reductions.
1 Introduction
As processor clock speeds have stagnated, processor manufacturers have moved to many-core devices in
an attempt to perpetuate Moore’s law. Processors with tens of cores are already commercially available
and soon will be the norm, even in laptops. However, most programming languages were originally in-
tended for single-core processors and consequently most software is written for single-core processors.
Efficient utilisation of many-core platforms is a great challenge. POSIX threads enable parallel pro-
gramming but they are difficult to use and put the burden on the programmer, even when using compiler
directives such as OpenMP; there are number of languages where parallelism can be expressed natively
without the need for explicit thread creation [17, 15, 1, 9], but compared to mainstream languages such
as C++ and Java, none of them have found widespread adoption. Even if a multicore programming
language would find wide adoption, it would in the short term obviously be impossible to rewrite the
vast amount of single-core legacy code libraries, nor would it be productive. For many applications,
especially computationally-intensive ones, sequential algorithms are extremely efficient. We therefore
propose an approach to parallel programming based on parallel composition of (sequential) tasks. Our
task composition approach can be integrated into existing code and has the advantage of providing a
parallel task composition mechanism embedded in an existing language.
In order to express irregular parallelism, the concept of tasking is introduced in OpenMP 3.0 [2].
Although with the OpenMP tasks, one can express more parallelism, or write parallel codes more easily,
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it sometimes results in a situation in which lots of fine-grained tasks are created and the performance
degrades dramatically [8]. We will show such a situation later in section 6.
Intel Threading Building Blocks (TBB) is a famous approach for expressing task-based parallelism
[11]. Intel TBB is a C++ runtime library that contains data structures and algorithms to simplify parallel
programming. It abstracts the low-level threading details required to utilise the multi-core systems,
similar to the approach that we are using. However, there are still some important issues that put burden
on the programmer, such as dealing with the mutual exclusion.
Cilk++ [5], which is a variation of Cilk that supports C++, uses some keywords to express task
parallelism. In the Cilk++ the scheduling of tasks are predefined, while our approach allows for different
task scheduling strategies to be defined statically or dynamically at run-time.
The SMP superscalar (SMPSs) project from the Barcelona Supercomputing Center [13, 6] also al-
lows programmers to write sequential applications and the framework is able to exploit the existing
concurrency and to use the different processing cores by means of an automatic parallelisation at run
time. The SMPSs runtime builds a data dependency graph where each node represents an instance of an
annotated function and edges between nodes denote data dependencies. The SMPSs program code must
be annotated using special preprocessor directives.
Our approach is to provide a language with default parallel evaluation implemented using a restricted
subset of C++ which is familiar and easy to use for the end users.
2 A Task Composition Framework for Many-core Platforms
To facilitate reuse of existing single-core code libraries we propose a task-based approach to many-core
programming, in particular for computationally intensive tasks. In our parlance, a task node consists
of a task kernel and a task manager. A task kernel is typically a complex, self-contained unit offering
a specific functionality. Such a kernel is said to provide one or more services to the system. A task
kernel on its own is not aware of the rest of the system. The task manager provides the task composition
interface to the kernel.
To implement this paradigm, we have created the Glasgow Parallel Reduction Machine (GPRM), a
lightweight, distributed reduction engine for shared-memory and NUMA-style many-core and multipro-
cessor systems. The GPRM executes a strict functional machine language with concurrent evaluation
of function arguments. As the name suggests, the GPRM is similar in spirit, if architecturally very dif-
ferent, to reduction machines such as Alice [4]. The concepts behind reduction machines are very well
explained in [16]. Essentially, the GRPM is a coarse-grained reduction machine as we only reduce the
task composition graph. The GPRM uses β -reduction and performs string reduction at bytecode level.
Conceptually, the GPRM consists of a set of tiles connected over a network. Each tile consists of
a task node and a FIFO queue for incoming packets. Every tile runs in its own thread and blocks on
the FIFO. The system is event driven, with two possible types of events: arrival of a packet and events
generated by the kernel. The latter is either creation of a packet or modification of the local state.
The reduction engine (i.e. the task manager) evaluates the GPIR bytecode via parallel dispatch of
packets requesting computations to other tiles.
The Glasgow Parallel Reduction Machine (GPRM) is a Virtual Machine in the sense that it evaluates
bytecode; it could equally be considered a runtime library as every instance of the GPRM is compiled
based on the source program, and linked with the original source. The GPRM evaluates the bytecode in
parallel, as follows:
• On startup, the GPRM creates a thread pool.
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Figure 1: GPRM Task Manager
– The threads exchange packets via FIFO queues.
– Each thread runs a tile.
• Computations are triggered by the arrival of a reference packet, a packet which contains a reference
to a subtask, i.e. a piece of bytecode representing an S-expression.
– Each argument in this S-expression is either a reference or a value.
– References are sent out to other tiles for computation, values are stored.
– The leaf subtasks of the computational tree have either no arguments or constant values as
arguments, so no references need to be sent.
• Once all arguments have been evaluated, the reduction engine passes the evaluated arguments of
the S-expression to the task kernel which performs the actual computation.
• The result of the computation is returned to the caller, i.e. the sender of the reference packet.
Rather than the conventional stack used by other virtual machines, we use a random-access subtask list
to store the state of each parsed subtask. The addresses of the entries in this list (the subtask records)
are managed using a stack. The reduction engine keeps track of which arguments have been evaluated
using the subtask records: arrival of a reference packet results in creation of a new subtask record in
the subtask list. The address is taken from the subtask stack. The process is shown in pseudo-code in
Algorithm 1(a). When the computation by the kernel is finished, the process is essentially to dispatch the
result and clean up, as shown in Algorithm 1(b).
The combined operation of all reduction engines in all threads results in the parallel reduction of the
entire program. Because the communication between the tasks is expressed using a pure functional
language, the Church-Rosser theorem [3] guarantees that the parallel evaluation is correct, and we can
easily express complex communication patterns between the tasks. The programmer does not need to
deal with creating and managing threads: parallel execution is the default and the GPRM manages the
thread pool.
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Algorithm 1 (a) Subtask allocation and parsing; (b) Result dispatch and clean-up
# (a) On receipt of subtask reference
addr = subt_stack.pop()
subt_list[addr]= subt_rec.new()
# caller id is taken from the request packet
subt_list[addr].caller = caller_id
subt_list[addr].operation = bytecode.shift()
for arg in bytecode:
if arg.kind==reference
status = requested
val = nil
dispatch_ref_packet(subt_addr, arg)
else
status = present
val = arg
end
subt_list[addr].args[arg]=(val,status);
end
# (b) After computation by kernel
dispatch_result_packet(caller_id, result)
subtask_stack.push(addr)
3 Programming Model
Essentially, the GPRM programming model is one of computational tasks that communicate using a
function call mechanism. The function call tree is evaluated in parallel. This mechanism can support
various types of parallelism such as data parallelism, reduction, and pipeline parallelism.
3.1 Kernel Tasks and Wrapper Architecture
The computational kernel tasks are written as C++ classes. This means that the end user simply creates
classes in the GPRM::Kernel::namespace. The only requirement on the class is that it does not instan-
tiate another class in the GPRM::Kernel::namespace. Execution of code in these classes follows C++
semantics, including the possibility to create threads etc.
The compiler wraps every user class in a pure functional interface which provides the actual task ab-
straction, essentially by generating a switch/case statement to select methods corresponding to byteword
values.
3.2 Communication Code
The communication between the tasks is expressed in a restricted subset of C++11 with parallel eval-
uation. This communication code is compiled into the Glasgow Parallel Intermediate Representation
language (GPIR), a small, S-expression based functional language.
In practice, the communication code is a function in the GPRM:: namespace, called from a (sequen-
tial) C++ program. The restrictions are mainly determined by the requirement that the communication
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code must be pure and functional, so they imply single assignment and no dynamic memory allocation.
However, because the wrapper functions around the user classes can actually contain arbitrary C++ code,
there are very few other restrictions. Examples are given below.
4 Glasgow Parallel Intermediate Representation Language
The Glasgow Parallel Intermediate Representation (GPIR) is based on the untyped lambda calculus
[7], with extensions similar to Scheme’s [14]: numbers, conditionals, lists. GPIR is more regular than
Scheme in that every expression must be either a constant, a lambda variable or an operation-operands
sequence, i.e. any list must always start with an operation. Furthermore, the GPIR has one additional
syntactic construct, the quote ’. Quoting an expression defers evaluation from the Reduction Engine to
the task kernel. This deferred evaluation is the basic mechanism used in the GPRM to implement control
features. The GPIR syntax is given by:
<s-expr> S-expression of the form
’(’ operation <expr1> ... <exprm> ’)’
operation A literal (in practice representing the instance of a class and the method used, e.g. t1.m2))
<expri> Either an S-expression, or a literal (e.g. x or 42) that is not an operation. Can be quoted, i.e.
preceded by a quote, e.g.: ′(t1.m1 ′42)
4.1 Compilation of GPIR into Bytecode
The GPIR compiler converts nested S-expressions into a map of flat S-expressions by substituting a
reference for every non-literal expression, and then converts the flat S-expressions into bytecode, essen-
tially by assigning a 64-bit number to every reference and literal. The keys in the map are the memory
addresses where the bytecodes are stored. For example,
(t1.m2
(t2.m3 ’42)
(t3.m4)
)
is converted into a map:
r1⇒ (t1.m2 r2 r3)
r2⇒ (t2.m3 ′42)
r3⇒ (t3.m4)
The GPIR compiler creates a packet which contains the reference to the root of the computation (i.e.
r1 in the example) and sends it to the corresponding tile for evaluation.
4.2 Minimal GPIR Subset
For the purpose of this paper, we consider the GPIR subset consisting of following types of expressions:
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4.2.1 Lambda expression
(λ ′x′1x2...
′x′n < s–expr >)
All arguments are quoted to defer evaluation, because evaluation of a lambda expression by the task
manager would be meaningless as the arguments xi are not constants or references, so their evaluation is
not defined. The compiled bytecode contains a list of flat S-expressions representing the original nested
expression. For example, the lamdba expression
(λ ′x ′(∗(−x ′1)(+x ′1)))
is compiled into
r1⇒ (λ ′x ′r2 ′r3 ′r4)
r2⇒ (∗r3 r4)
r3⇒ (−x ′1)
r4⇒ (+x ′1)
4.2.2 Beta reduction expression
(β < λ − expr >< expr1 >< expr2 > ... < exprn >)
The beta reduction, i.e. substitution of the lambda variables by their corresponding argument values,
is performed at the level of the bytecode. After beta reduction, the bytecode will be evaluated by the
Reduction Engine. There are two points worth noting:
• First, the arguments are evaluated in parallel. However, achieving sequential evaluation is very
simple: it suffices to convert
(λ ′x′1x2...
′x′n < s–expr >)
into
(λ ′x′1(λ
′x′2(λ ...
′(λ ′x′n < s–expr >))...))
• Second, if the expressions are not quoted, they will be evaluated, i.e. they will return values.
However, as GPRM tasks are C++ objects, the methods will return either numerical values (e.g.
int or float) or pointers. The wrapper methods return these wrapped in a bytecode container, so that
the beta-substitution results in valid GPIR bytecode. However, if the expressions are quoted, then
the quoted byteword is obviously valid bytecode; the quote is removed during the substitution, so
that the references will be evaluated.
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4.2.3 Conditional expression
(if < cond–expr > ′ < if –true–expr > ′ < if –false–expr >)
In the if expression, if the if-true and if-false expression are quoted, only the expression corresponding
to the value of the condition is evaluated.
4.2.4 List expressions
The list expressions are defined in the usual functional style, based on the empty list and the cons
operation.
4.2.5 Expression labels
Any expression in the GPIR can be explicitly labeled and called by its label:
(labelL < expr1 >)
(op2 L)
is equivalent to
(op2 < expr1 >)
4.2.6 Additional expressions
For reasons of efficiency, in practice there is a larger set of GPIR expressions, for example to support
sequencing of operations without the need for chained function calls. However, all of these can theoreti-
cally be expressed in terms of the above minimal set. For example:
(return <expr>)= (if ’1 ’<expr> ’0)
(begin <expr1><expr2>...<exprn>) =
(β (λ ′x1...′xn ’(return xn))<expr1><expr2>...<exprn>)
(let (assign ’x <x-expr>) ’<in-expr>) =
(β (λ ’x ’<in-expr>) <x-expr>)
4.3 Compiling GPRM C++ Code to GPIR
Code for the GPRM is C++ code. We use the name GPC for the language of the sections of the code
that are executed on the GPRM. The GPC compiler separates the task code from the communication
code based on the namespace. In this paper, the GPC language is not our primary concern. As a simple
example, the following code
86 GPRM: Programming Shared-memory Many-core Systems
GPRM::Kernel::Task1 t1;
GPRM::Kernel::Task2 t2;
int GPRM::compute(int v0) {
int v1 = t1.m1(v0);
int v2 = t2.m1(v1);
int v3 = t2.m2(v1);
return t1.m2(v2,v3);
}
will be compiled into GPIR as
(β
(λ ’v1
’(t1.m2
(t2.m1 v1)
(t2.m2 v1)
))
(t1.m1 (ctrl.arg ’0)))
where (ctrl.arg ’0) is a method of the ctrl kernel to handle the arguments.
The compilation is conceptually straightforward: because of the restrictions imposed on the com-
munication language, its abstract syntax is that of a functional language, and hence it can be compiled
easily into GPIR. The object instance declarations are mapped to tiles based on the dependencies in the
call tree: tasks that depend on one another can’t run in parallel and hence can be mapped onto the same
tile.
4.4 Build Process
The object instances, together with system information – in particular the maximum number of hardware
threads in the system – are used to dimension the thread pool. Furthermore, the compiler analyses all
the classes and methods used in the task description code and maps them to numeric constants. These
constants are used in the wrapper function to match the operation from the GPIR code with the actual
method call to be executed. This task-specific generated code is combined with the generic GPRM code
and the source code for the task classes and compiled into a library. The original program is adapted by
adding an instance declaration for the GPRM and replacing the call to the task code (GPRM::compute in
the above example) by a call to the GPRM’s run method, with the name of the compiled bytecode file as
an argument. The program is then compiled and linked with the GPRM library.
4.5 Scheduling of Work on Threads
Dynamic scheduling of work on threads is performed using a control kernel: whereas a task (t1.m1 ...)
will be executed on a compile-time assigned thread, using the ctrl.run service, a task can be scheduled
on a run-time computed thread: (ctrl.run ’(t1.m1 ...) (thread-id-expression)). The thread-id-expression
can be a compile time constant, a run-time computed value or a value returned at run time by a dynamic
scheduler.
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4.5.1 Deferring Evaluation
The mechanism used to perform the scheduling is based on the GPRM’s ability to defer evaluation to the
kernels by quoting. The bytecode for the above example is:
r1⇒ (ctrl.run ′r2 r3)
r2⇒ (s1.m1 . . .)
r3⇒ (thread–id–expression)
The evaluation of r1 results in two argument values: the quoted reference ′r2 and the number thread-
id.
4.5.2 Restarting Evaluation
The discussion in Section4.1 glossed over the actual structure of the reference byteword: apart from
containing the address of the corresponding bytecode, it also contains the identifier of the tile on which
this code should be run, in other words the reference is a tuple of two integers:
r = (code–addr,tile–id)
The ctrl.run kernel substitutes the compile-time computed tile-id for r2 by the run-time computed
value, i.e. thread-id. It then removes the quote and restarts the evaluation. As a result, a reference packet
is dispatched to the run-time computed tile.
5 Example: Parallel Merge Sort
To illustrate the programming model, we consider an implementation of the Merge Sort algorithm which
is a good example of parallel reduction. We will discuss different aspects of this algorithm in detail. In
the next section, we will illustrate the power of the GPRM for task management using a pointer chasing
algorithm.
5.1 GPRM Implementation
We use two tasks, leaf and stem, implemented as methods of a MergeSort class. The GPC task compo-
sition code uses a recursive tree:
GPRM::Kernel::MergeSort ms;
void ms_rec(int n,int nmax, int* a) {
if (n>=nmax) {
ms.leaf(n,a);
} else {
ms.stem(
ms_rec(2*n,nmax),
ms_rec(2*n+1,nmax),
a);
}
}
int* GPRM::merge_sort (int* a) {
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ms_rec(1,NUM_THREADS,a);
return a;
}
In GPIR, this becomes:
(β
(λ ’f ’n ’nmax ’a (β f n nmax a))
(λ ’n ’nmax ’a
(if (>= n nmax)
’(ctrl.run
’(ms.leaf n a)
n)
’(ctrl.run
’(ms.stem
(β f (* ’2 n) nmax)
(β f (+ ’1 (* ’2 n)) nmax) )
a)
n)
)
)
’1 NUM_THREADS (ctrl.reg ’0))
For simplicity, we omitted the GPIR code for argument handling. Note the explicit run-time thread
allocation, which allocates the computations ms.leaf and ms.stem to the GPRM nodes with address n.
5.2 Evaluation and Discussion
5.2.1 Parallel Execution Time
Figure 2 shows the performance of the GPRM compared to a high-performance OpenMP implementation
[10] for sorting an array of 40M 32-bit integers. We used the Tilera TILEPro64 64-core processor 1, as
well as on two more conventional platforms: a quad-core Intel Core i7-2630QM running at 2 GHz, with
Turbo Boost up to 2.9 GHz, and a 4-socket, 12-core AMD Opteron 6164 HE, running at 1.7 GHz. Note
that the Tilera processor runs at only 860MHz. Differences in CPU speed and memory specifications
account for the difference in performance at low numbers of threads. The theoretical model shown
in Figure 2 is based on the fact that the execution time for a single-threaded Merge Sort algorithm is
k.n.log(n), in which k is the time required for each operation and n is the number of elements. Therefore,
the execution time on e.g. 2 cores will be k n2 log
n
2 + kn. On the TILEPro64, the maximum number of
available cores is 63 (one is required for the PCIe link between the card and host), which would result
in a critical path and thus some irregularity at the end of the plot, compared to the theoretical model.
Also, with the hyper-threading technology, the number of available cores on the Intel Core i7 platform is
8 which restricts the performance gain at higher numbers of threads.
1http://www.tilera.com/products/processors/TILEPRO64
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Figure 2: Performance of merge sort in GPRM and OpenMP on (a) Tilera TILEPro64, (b) Intel Core i7
Quad CPU and (c) AMD Opteron 6164-HE
It is clear from these results that the GPRM is very competitive on all platforms, indeed the GPRM
slightly outperforms the OpenMP version for larger numbers of threads. Furthermore, the example
illustrates how easy it is to create complex parallel programs using this approach. The corresponding
OpenMP code (see Appendix) uses parallel OpenMP sections to assign recursive calls to threads. It is
noticeably longer and more complex than the GPC code.
5.2.2 GPRM Overhead
As the GPRM is a virtual machine interpreting bytecode, it introduces some overhead. To explore this
we varied the array size from 4K words to 400M words. In this experiment, we used 32 threads on the
48-core AMD system. As can be seen from Figure 3, for very small arrays (4K) the GPRM code is 2.4×
slower than the OpenMP code. For 4M, the performance is the same and for 400M, the GPRM is 1.4×
faster. We are confident that we can reduce the overhead of the GPRM as up to now no special care was
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taken to optimise the performance of the reduction engine.
Figure 3: Influence of Array Size on Performance
5.2.3 Impact of Caching
Figure 4: Influence of Caching on performance on Tilera TILEPro64
An important point is the effect of the memory architecture on the performance: typically, the off-chip
memory (DRAM) has limited parallelism, so any parallelism provided by the cores could be undone by
the memory bottleneck. To evaluate this, we used the TILEPro64 with caching disabled. The Tilera
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platforms provide fine-grained control over caches and memory, making them ideal for this type of
experiments [18]. Figure 4 shows the ratio of the execution time for uncached to cached execution: for
the GPRM the performance without caching is 8× worse for a single thread, and 17× for large numbers
of threads. We also see that the GPRM makes better use of the caches than OpenMP, which results in
better performance for larger numbers of threads.
6 Example2: Parallel pointer chasing
As another example, we compare the performance of our framework with different OpenMP implemen-
tations of a parallel pointer chasing algorithm. In [2], pointer chasing algorithm is stated as one of the
motivations behind tasking implementation in OpenMP. We use two different approaches that are used in
that paper to show how they scale compared to the GPRM implementation. The first OpenMP approach
uses the single nowait construct inside a parallel region. Each thread needs to traverse the whole
list and determine in each step whether another thread processed the current element or not. In order
to do some work at each element, we have used the Ackermann function [12]. In the second OpenMP
approach, a single thread traverses the list and creates one task for each element.
 10
 20
 30
 40
 50
 60
 70
 80
 90
 1  2  4  8  16  32  64
Ex
ec
ut
io
n 
Ti
m
e
Number of threads
List Processing of 4M elm, ackermann(3,3) 
on Tilera TILEPro64, 860MHz
OMP-task
OMP-single-nowait
GPRM
Figure 5: Performance of list processing in GPRM and two OpenMP implementation on the Tilera
TILEPro64
Figure 5 shows that GPRM scales very well when the number of threads becomes larger. It is also
evident that the OpenMP tasking approach performs poorly when so many tasks are created. Although
in the GPRM implementation, every thread traverses the whole list, it does not need to check whether
other threads have processed the element or not. The reason is that the whole work is divided between
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threads in such a way that there is no contention between them. For example the thread k is responsible
to process the element k, NTH+k, 2NTH+k, and so on.
7 Conclusion and Future Work
We have presented a new approach towards many-core programming, based on a functional task com-
position language with parallel reduction, implemented as the Glasgow Parallel Reduction Machine. We
have shown that our approach slightly outperforms OpenMP for the merge sort algorithm on large arrays.
For the pointer chasing algorithm, we have demonstrated that out approach works so much better than
the corresponding OpenMP implementations. It does not have the high cost of the single construct,
or the overhead of having so many fine-grained tasks. We are currently working on a data-parallel ver-
sion of the GPRM, for use on GPUs and, eventually, FPGAs. In this way we aim to create a unified
programming framework for heterogeneous many-core systems.
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Appendix 1. OpenMP Code for Merge Sort
Algorithm 2 Parallel Merge Sort using OpenMP sections [10]
#include <omp.h>
int mergesort_serial(int* input,
int* scratch, int size);
void merge( int* input1,
int size1, int* input2,
int size2, int* scratch);
int mergesort_parallel_omp (int* input,
int* scratch, int size, int threads) {
if (threads == 1) {
int r = mergesort_serial(input,
scratch, size);
return r;
}
else {
#pragma omp parallel sections
{
#pragma omp section
{
mergesort_parallel_omp(input,
scratch, size/2, threads/2);
}
#pragma omp section
{
mergesort_parallel_omp(input+size/2,
scratch+size/2, size-size/2,
threads-threads/2);
}
}
merge(input, size/2,
input+size/2, size-size/2, scratch);
}
return 0;
}
int main() {
omp_set_nested(1);
omp_set_num_threads(2);
int* array1 = new int[ARRAY_SZ];
int* scratch1 = new int[ARRAY_SZ];
mergesort_parallel_omp(array1,
scratch1, ARRAY_SZ, NUM_THREADS);
return 0;
}
